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In this work, we report the performance of 3mm gate length
“dual barrier” InAlN/AlGaN/GaN HEMTs on Si substrates
with gate–drain contact separations in the range 4–26mm.
Devices with Pt- and Ni-based gates were studied and their
leakage characteristics are compared. Maximum drain current
IDS of 1Amm1, maximum extrinsic transconductance gm
203mSmm1 and on-resistance Ron4.07Vmm for gate to
drain distance LGD¼ 4mm were achieved. Nearly ideal sub-
threshold swing of 65.6mVdec1 was obtained for LGD
¼ 14mm. The use of Pt-based gate metal stacks led to a two to
three orders of magnitude gate leakage current decrease
compared to Ni-based gates. The inﬂuence of InAlN layer
thickness on the transistor transfer characteristics is also
discussed.
 2017 The Authors. Published by WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim
1 Introduction Wide bandgap GaN-based semicon-
ductors continue to attract interest for high power and
frequency electronics applications due to the fundamental
properties of these materials including large breakdown ﬁeld,
high electron mobility, and saturation electron velocity in the
device channel formed in the widely investigated AlGaN/
GaN heterostructure [1–5]. Moving to an InAlN/GaN
heterojunction, higher quantum well polarization charges
can be induced, which can reduce channel resistance and
result in higher HEMT drive currents [6]. In addition, InAlN
possesses the widest range of bandgaps in the nitride system
which can be beneﬁcial for carrier conﬁnement to the device
channel. Furthermore, In0.18Al0.82N can be grown lattice
matched to GaN, resulting in reduced wafer strain, improved
surface morphology and potentially decreased defect
density [7–8]. If AlGaN is inserted as an interlayer, surface
morphology can be improved and electron mobility can be
increased in InAlN/AlGaN/AlN/GaN structures [9].
Lower gate leakage current and sub-threshold swing can
be achieved for these InAlN/AlGaN/AlN/GaN structures
compared to devices that use an InAlN/AlN/GaN based
structure with similar barrier heights [10]. Barrier layers
incorporating InAlN and AlGaN have been utilized in both
Ga- and N-polar GaN-based heterojunctions [11–14].
Outstanding performance RF devices have been previ-
ously reported using InAlN/AlGaN/AlN/GaN epi-stacks
grown on sapphire substrates [15]. The novelty of the work
reported here is that for the ﬁrst time, these dual barrier
structures have been incorporated into transistors on a silicon
substrate, ultimately targeting power switching applications.
The importance of this development is that power switching
transistors have many tens of millimeters of gate periphery
and so a large diameter, low cost substrate platform is vital to
satisfy the needs of next generation high efﬁciency power
electronics applications [16]. It is this requirement that
motivates the studyofdual barrier deviceswith layout capable
of supporting high voltage operation on a silicon substrate.
2 Experimental
2.1 Device structure and fabrication The layer
structure of the InAlN/AlGaN/GaN-on-Si HEMT wafers in
this study is depicted in Fig. 1. There is no AlN interlayer
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between the AlGaN and GaN layer, so that the surface
morphology is not compromised due to the greater lattice
mismatch between AlN and GaN. The devices were
fabricated on 600 diameter Si wafer grown by metal organic
chemical vapor deposition (MOCVD). From the surface, the
layer structure consisted of a 2 nm GaN capping layer, an
In0.18Al0.82N barrier layer (both 5 and 8 nm InAlN barrier
layers were studied in this work), a 1 nm GaN layer, a 3 nm
Al0.25Ga0.75N layer, a 200 nm unintentionally doped (UID)
GaN channel, a total of 3.6mm thick carbon-doped GaN
buffer and compositionally graded AlxGa1xN transition
layer and a 250 nm AlN nucleation layer. The carbon-doped
buffer was used to improve the breakdown voltage.
Growth temperature was 1130 8C for AlN, 980 8C for
the graded AlxGa1xN transition layer, 970 8C for the
carbon-doped GaN buffer layer, 1045 8C for GaN channel
and capping layers, as well as the Al0.25Ga0.75N layer and
795 8C for the In0.18Al0.82N barrier layer. Average surface
roughness Ra of 0.47 nm was measured using atomic force
microscopy over a 5 5mm2 scan area.
The device fabrication process started with a 600 nm
mesa etch, patterned using photolithography and deﬁned by
reactive ion etching (RIE) in a SiCl4 chemistry. Following
this, e-beam evaporated Ti/Al/Ni/Au ohmic contacts of 30/
180/40/100 nm thicknesses were lifted-off and then annealed
at 770 8C for 30 s inN2. Then, Schottky gate Pt/Au andNi/Au
contacts of 20/200 nm thicknesses were deposited. The
devices have a gate width of 100mm, a 3mm gate length, a
3mm gate to source distance and the gate-to-drain distances
range from 4 to 26mm (large gate–drain separations are
required for supporting breakdown voltage of up to 600V).
2.2 Electrical measurements The electrical trans-
port characteristics of the two wafers were determined at
room temperature by Van der Pauwmeasurements. Channel
2DEG carrier density for the 8 nm InAlN sample was
1.6 1013 cm2 and Hall mobility mH was 1290 cm2
V1 s1, resulting in a sheet resistance of 301V sq1. For
the 5 nm InAlN sample, channel 2DEG carrier density was
1.47 1013 cm2 and Hall mobility mH was 1540 cm2
V1 s1, resulting in a sheet resistance of  277V sq1.
The IDS–VDS characteristics of typical fabricated
HEMTs with LGD¼ 4mm utilizing the 8 nm InAlN barrier
layer and Pt/Au based gates are shown in Fig. 2.
Table 1 summarizes key metrics obtained from this
device. Contact resistance Rc¼ 0.44Vmm was obtained
using transfer length method (TLM) measurements. The
devices with the shortest source to drain distance LGD¼ 4
mmdemonstrate maximum IDS current density of 1Amm
1
and extrinsic transconductance of 203mSmm1. Sub-
threshold slope of 65.6mVdec1 was obtained for LGD
¼ 14mm. On-resistance of 4.07Vmm was obtained for
LGD¼ 4mm. Threshold voltage was 3.4V (estimated at
1mAmm1).
Figure 3 illustrates the role of gate–drain distance on the
device transfer characteristics. A 50% reduction in
maximum extrinsic transconductance was observed for an
increase of drain-to-source spacing from 4 to 26mm. Drain-
to-source off state leakage currents were mostly maintained
below 1mAmm1 (Fig. 4). Gate leakage was the dominant
contributor in off-state leakage in both cases.
High work function metals, such as Pt can be used as
gate electrodes in order to provide a larger Schottky barrier
to reduce gate leakage current. However, Ni is very
commonly used due to its stronger adhesion to GaN [17].
The gate leakage characteristics of two typical devices that
Figure 1 HEMT layer structure. Gate metals used Pt/Au or Ni/
Au. InAlN barrier layer thicknesses of 5 and 8 nm were utilized.
Figure 2 DC output characteristics of 8 nm InAlN/AlGaN/GaN-
on-SiHEMT(WG¼ 100mm,LGS¼ 3mm,LG¼ 3mm,LGD¼ 4mm).
Table 1 Device performance metrics for 8 nm InAlN/AlGaN/
GaN-on-Si HEMT.
metric InAlN/AlGaN/GaN-on-Si HEMT
maximum drain current 1Amm1
Hall carrier density 1.6 1013 cm2
Hall electron mobility 1290 cm2V1 s1
sheet resistance 301V sq1
contact resistance 0.44Vmm
extrinsic transconductance 203mSmm1 (LGD¼ 4mm)
sub-threshold swing 65.6mVdec1 (LGD¼ 14mm)
on-resistance 4.07Vmm (LGD¼ 4mm)
threshold voltage 3.4V (LGD¼ 4–26mm)
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employed Pt/Au and Ni/Au gates are illustrated in Fig. 5.
The Pt-based gates have consistently shown an overall
improvement in gate leakage of 2–3 orders of magnitude. It
should be noted that no adhesion problems were observed
for either the Pt- or Ni-based gates.
The transfer characteristics of devices employing Pt/Au
and Ni/Au gates are shown in Fig. 6. The difference of
0.5 eV in work function between Pt and Ni leads to a larger
surface Schottky barrier height and a resulting lower
channel 2DEG density under the gate if Pt is used. The
device threshold voltage is then positively shifted.
In order to observe the inﬂuence of the InAlN layer
thickness on the device metrics, the transfer characteristics
for HEMTs fabricated on both the 5 and 8 nm InAlN barrier
thickness were compared (Fig. 7). These devices employed
Ni/Au gates.
Threshold voltage was 3V for the 8 nm InAlN
sample and1.6V for 5 nm InAlN. The threshold voltage
shift is attributed to the difference in spontaneous
polarization and the resulting difference in 2DEG density
between the two heterostructures. Similar extrinsic trans-
conductance gm 203 and 194mSmm
1 for 8 nm InAlN and
5 nm InAlN samples were observed. Given the lower sheet
resistance Rsh¼ 277V sq1 of the 5 nm InAlN wafer
compared to 301V sq1 of the 8 nm InAlN wafer, the
similar extrinsic transconductance gm is due to higher
Figure 3 Transfer characteristics for different source-to-drain
separations (WG¼ 100mm, LGS¼ 3mm, LG¼ 3mm) from 8 nm
InAlN/AlGaN/GaN-on-Si HEMT.
Figure 4 Transfer curves for different source to drain separations
in semi-logarithic scale (WG¼ 100mm, LGS¼ 3mm, LG¼ 3mm).
Figure 5 Gate leakage comparison for Pt/Au and Ni/Au gate
stacks of 20/200 nm thicknesses (WG¼ 100mm, LGS¼ 3mm,
LG¼ 3mm, LGD¼ 4mm).
Figure 6 Comparison of transfer curves for Pt/Au and Ni/Au gate
metal stacks (WG¼ 100mm, LGS¼ 3mm, LG¼ 3mm, LGD¼ 4mm).
Figure 7 Comparison of transfer characteristics for 8 nm InAlN
(black) and 5 nm InAlN (blue). The increased polarization-induced
charge for thicker (8 nm) InAlN, results in a more negative
threshold voltage (WG¼ 100mm, LDS¼ 12mm, LG¼ 3mm).
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contact resistance Rc¼ 0.95Vmm for 5 nm InAlN com-
pared to Rc¼ 0.44Vmm for the 8 nm InAlN wafer.
3 Conclusions In summary, we fabricated InAlN/
AlGaN/GaN on Si-based HEMTs and presented their
electrical transport and DC performance characteristics.
Two different InAlN thicknesses and a range of drain to gate
spacing were used. The results obtained suggest that InAlN/
AlGaN/GaN on Si-based transistors have the potential to
exploit the large band gap and polarization of InAlN for
power electronic applications. Gate stacks based on Pt led to
a two to three orders of magnitude decrease in gate leakage
compared to Ni-based gates.
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